[PATCH 3/3] riscv: Complete efi header for RV32/64

classic Classic list List threaded Threaded
3 messages Options
Reply | Threaded
Open this post in threaded view
|

[PATCH 3/3] riscv: Complete efi header for RV32/64

ycliang
Date: Mon, 16 Nov 2020 17:07:41 +0800
From: Leo Yu-Chi Liang <[hidden email]>
Subject: [PATCH 3/3] riscv: Complete efi header for RV32/64

This patch depends on Atish's patch.
(https://patchwork.ozlabs.org/project/uboot/patch/20201013192331.3236458-1-atish.patra@.../)

Add fields to complete Optional Header "Data Directories" specified in the document.
(https://docs.microsoft.com/en-us/windows/win32/debug/pe-format)

Signed-off-by: Leo Yu-Chi Liang <[hidden email]>
Cc: [hidden email]
Cc: [hidden email]
Cc: [hidden email]
Cc: [hidden email]
Cc: [hidden email]
---
 arch/riscv/lib/crt0_riscv_efi.S | 10 ++++++++++
 1 file changed, 10 insertions(+)

diff --git a/arch/riscv/lib/crt0_riscv_efi.S b/arch/riscv/lib/crt0_riscv_efi.S
index 48ff89553b..e7c4d99c21 100644
--- a/arch/riscv/lib/crt0_riscv_efi.S
+++ b/arch/riscv/lib/crt0_riscv_efi.S
@@ -107,6 +107,16 @@ extra_header_fields:
  .quad 0 /* ExceptionTable */
  .quad 0 /* CertificationTable */
  .quad 0 /* BaseRelocationTable */
+ .quad 0 /* Debug */
+ .quad 0 /* Architecture */
+ .quad 0 /* Global Ptr */
+ .quad 0 /* TLS Table */
+ .quad 0 /* Load Config Table */
+ .quad 0 /* Bound Import */
+ .quad 0 /* IAT */
+ .quad 0 /* Delay Import Descriptor */
+ .quad 0 /* CLR Runtime Header */
+ .quad 0 /* Reserved */
 
  /* Section table */
 section_table:
--
2.17.0
Reply | Threaded
Open this post in threaded view
|

Re: [PATCH 3/3] riscv: Complete efi header for RV32/64

Heinrich Schuchardt
On 17.11.20 09:07, Leo Liang wrote:

> Date: Mon, 16 Nov 2020 17:07:41 +0800
> From: Leo Yu-Chi Liang <[hidden email]>
> Subject: [PATCH 3/3] riscv: Complete efi header for RV32/64
>
> This patch depends on Atish's patch.
> (https://patchwork.ozlabs.org/project/uboot/patch/20201013192331.3236458-1-atish.patra@.../)
>
> Add fields to complete Optional Header "Data Directories" specified in the document.
> (https://docs.microsoft.com/en-us/windows/win32/debug/pe-format)
>
> Signed-off-by: Leo Yu-Chi Liang <[hidden email]>

Reviewed-by: Heinrich Schuchardt <[hidden email]>

> Cc: [hidden email]
> Cc: [hidden email]
> Cc: [hidden email]
> Cc: [hidden email]
> Cc: [hidden email]
> ---
>  arch/riscv/lib/crt0_riscv_efi.S | 10 ++++++++++
>  1 file changed, 10 insertions(+)
>
> diff --git a/arch/riscv/lib/crt0_riscv_efi.S b/arch/riscv/lib/crt0_riscv_efi.S
> index 48ff89553b..e7c4d99c21 100644
> --- a/arch/riscv/lib/crt0_riscv_efi.S
> +++ b/arch/riscv/lib/crt0_riscv_efi.S
> @@ -107,6 +107,16 @@ extra_header_fields:
>   .quad 0 /* ExceptionTable */
>   .quad 0 /* CertificationTable */
>   .quad 0 /* BaseRelocationTable */
> + .quad 0 /* Debug */
> + .quad 0 /* Architecture */
> + .quad 0 /* Global Ptr */
> + .quad 0 /* TLS Table */
> + .quad 0 /* Load Config Table */
> + .quad 0 /* Bound Import */
> + .quad 0 /* IAT */
> + .quad 0 /* Delay Import Descriptor */
> + .quad 0 /* CLR Runtime Header */
> + .quad 0 /* Reserved */
>
>   /* Section table */
>  section_table:
>

Reply | Threaded
Open this post in threaded view
|

Re: [PATCH 3/3] riscv: Complete efi header for RV32/64

Atish Patra-2
In reply to this post by ycliang
On Tue, Nov 17, 2020 at 12:07 AM Leo Liang <[hidden email]> wrote:

>
> Date: Mon, 16 Nov 2020 17:07:41 +0800
> From: Leo Yu-Chi Liang <[hidden email]>
> Subject: [PATCH 3/3] riscv: Complete efi header for RV32/64
>
> This patch depends on Atish's patch.
> (https://patchwork.ozlabs.org/project/uboot/patch/20201013192331.3236458-1-atish.patra@.../)
>
> Add fields to complete Optional Header "Data Directories" specified in the document.
> (https://docs.microsoft.com/en-us/windows/win32/debug/pe-format)
>
> Signed-off-by: Leo Yu-Chi Liang <[hidden email]>
> Cc: [hidden email]
> Cc: [hidden email]
> Cc: [hidden email]
> Cc: [hidden email]
> Cc: [hidden email]
> ---
>  arch/riscv/lib/crt0_riscv_efi.S | 10 ++++++++++
>  1 file changed, 10 insertions(+)
>
> diff --git a/arch/riscv/lib/crt0_riscv_efi.S b/arch/riscv/lib/crt0_riscv_efi.S
> index 48ff89553b..e7c4d99c21 100644
> --- a/arch/riscv/lib/crt0_riscv_efi.S
> +++ b/arch/riscv/lib/crt0_riscv_efi.S
> @@ -107,6 +107,16 @@ extra_header_fields:
>         .quad   0                               /* ExceptionTable */
>         .quad   0                               /* CertificationTable */
>         .quad   0                               /* BaseRelocationTable */
> +       .quad   0                               /* Debug */
> +       .quad   0                               /* Architecture */
> +       .quad   0                               /* Global Ptr */
> +       .quad   0                               /* TLS Table */
> +       .quad   0                               /* Load Config Table */
> +       .quad   0                               /* Bound Import */
> +       .quad   0                               /* IAT */
> +       .quad   0                               /* Delay Import Descriptor */
> +       .quad   0                               /* CLR Runtime Header */
> +       .quad   0                               /* Reserved */
>
>         /* Section table */
>  section_table:
> --
> 2.17.0


Reviewed-by: Atish Patra <[hidden email]>

--
Regards,
Atish